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Abstract— This paper presents new Space Vector 
Pulse-Width Modulation (SVPWM) strategies for a 
single-phase three-level buck-boost Neutral Point 
Clamped (NPC) inverter coupled with Impedance-
Source (IS) networks. These strategies can be 
implemented for systems with any IS networks with 
neutral point. The case study system is based on the 
quasi-Z-source inverter with continuous input 
current. To demonstrate an improved performance, 
the strategies are compared with a traditional pulse-
width modulation strategy. The advantages lie in 
reduced switching number, without output voltage 
quality distortion. The simulation and experimental 
results confirm the theoretical predictions. 
 
I. INTRODUCTION 
Present technologies and innovations have led to the 
expansion of Photovoltaic (PV) energy generation 
systems worldwide [1]-[4]. PV energy sources are 
characterized by a wide output voltage and power 
variation. The solar irradiation level changes significantly 
during the day and gives a variable output power. Also, 
the shading or high operating temperature of the PV 
module leads to a significant out-voltage drop. Therefore, 
the converter for a PV system should have a wide input 
voltage and output load regulation range.  
To extend the input voltage regulation range, solutions 
based on Impedance-Source (IS) networks have been 
proposed [5]-[11]. They have a buck mode, a boost mode 
and do not suffer from the Shoot-Through (ST) [5] states 
compare to the conventional grid-connected inverters. 
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At the same time, inverters used for PV system 
integration to the grid can be based on two-level or 
multilevel topologies. Multilevel inverters are preferable 
solutions not only for medium-voltage but also for low-
voltage applications. One of the most important benefits 
of the multilevel inverter is reduced voltage stress on the 
semiconductors. At the same time, the increased number 
of the output voltage levels leads to an output voltage 
quality improvement. The Three-Level (3L) Neutral Point 
Clamped (NPC) inverter is one of the most popular 
solutions among the multilevel topologies [12]-[18]. In 
case of full-bridge utilization it gives five-level output 
voltage. 
The latest research [19]-[21] show that any IS networks 
are feasible for low power application with a wide range 
input voltage regulation. In most applications, low power 
facilities are associated with single-phase systems. The 
latest research [19]-[21] show that any IS networks are 
feasible for low power application with a wide range input 
voltage regulation. In most applications, low power 
facilities are associated with single-phase systems. 
Low power applications make such topologies feasible 
by means of a very high switching frequency that, in turn, 
reduces the size and weight of the passive components. 
Switching losses can be reduced by means of novel wide 
bandgap semiconductors and also different modulation 
techniques. 
There are many well-known Pulse-Width Modulation 
(PWM) techniques that can be applied for IS based 
converters [22]-[31]. Space Vector PWM (SVPWM) is 
mostly applied to three-phase systems [32]-[39]. It can be 
applied for IS based converters as well [40]-[43].  
At the same time, several papers report that SVPWM is 
suitable for conventional single-phase systems [44]-[47]. 
Additionally, this technique is effective for use with a 
voltage unbalancing problem [44]. This technique is 
proposed only for conventional single-phase three-level 
inverters. Focus in this work is on the development of a 
SVPWM for the single-phase 3L NPC buck-boost 
inverter coupled with any IS network. SVPWM makes the 
neutral point balancing flexible, improves the output 
voltage quality, and reduces also the switching losses.  
 
II. EXISTING SVPWM TECHNIQUES FOR SINGLE-
PHASE THREE-LEVEL INVERTER 
The 3L NPC buck-boost inverter coupled with IS 
(quasi-Z-source) network is shown in Fig. 1, where points 
-1, 0, 1, A, and B are denoted. The 3L quasi-Z-Source 
NPC inverter is selected as a case study solution [15]. 
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Fig. 1. Single-Phase 3L NPC inverter coupled with IS networks. 
 
Nine switching states are possible for a conventional 3L 
NPC converter: (-1,-1), (0,0), (1,1), (-1,0), (0,1), (1,-1), 
(0,-1), (-1,1), and (1,-1), that are illustrated in Table I. 
Where 1 is denoted as conducting switches S1-S8. 
TABLE I. SWITCHING STATES FOR A SINGLE-PHASE NPC 
Stat
e 
S
1 
S
2 
S
3 
S
4 
S
5 
S
6 
S
7 
S
8 
Voltage 
level 
VAB 
Vectors 
(Fig. 2a
) 
Vectors 
(Fig. 2b
) 
-1,-1 0 0 1 1 0 0 1 1 0 
V0 V0 0,0 0 1 1 0 0 1 1 0 0 
1,1 1 1 0 0 1 1 0 0 0 
1,0 1 1 0 0 0 1 1 0 Vdc/2 V4 
V1 
0,-1 0 1 1 0 0 0 1 1 Vdc/2 V2 
1,-1 1 1 0 0 0 0 1 1 Vdc V3 V2 
0,1 0 0 1 1 1 1 0 0 - Vdc/2 V1 
V3 
-1,0 0 0 1 1 0 1 1 0 - Vdc/2 V5 
-1,1 0 0 1 1 1 1 0 0 - Vdc V6 V4 
 
Using these switching states, two space voltage vector 
diagrams can be shown [45] for a single-phase 3L NPC 
inverter (Fig. 2).  
Fig. 2a represents a reference vector V* synthesized by 
six non-zero voltage vectors V1-V6 and one zero voltage 
vector V0. In each of the six sectors (I-VI) three closer 
located vectors are used Vj, Vj+1 and V0, for synthesizing 
the reference vector V*, where j is a vector number. In 
sector VI, the reference vector V* is synthesized by V1, V6 
and V0. The use of V0 is necessary in order to provide the 
modulation index in a range of 0≤M≤1.  
A weighting coefficient τij will be used for the 
following analysis, where i is the sector number. The 
weighting coefficient τij is the relative duration of the 
vector Vj during the switching period in sector i. For any 
sector in Fig. 2a, the weighting coefficients τ can be 
defined from: 
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where Ti,j is the time interval of the space vector 
application, T is the switching period. 
In the SVPWM shown in Fig. 2b, the reference vector 
V* is synthesized by four non-zero voltage vectors V1-V4 
and one zero voltage vector V0. In each of the eight 
sectors (I-VIII) for synthesizing the reference vector V*, 
two closer located vectors are used. For example, V1 and 
V0 are used in sector I, and V4 and V3 in sector VII. The 
weighting coefficients for this approach are given in 
Table II, where phase ϑ is varying in a range 0°<ϑ≤360° 
and S is the number of the sectors. 
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Fig. 2. Space voltage vector diagrams for a single-phase 3L NPC 
inverter derived by different set of vectors (a and b). 
 
TABLE II. WEIGHTING COEFFICIENTS FOR SVPWM IN DIFFERENT 
SECTORS (FIG. 2B) 
Sector Weighting coefficients (τij) 
I, IV 






)sin(2
)sin(21
1,41,1
0,40,1


M
M
 
II, III 






1)sin(2
)sin(22
2,32,2
1,31,2


M
M
 
V, VIII 






)sin(2
)sin(21
3,83,5
0,80,5


M
M
 
VI, VII 






)sin(21
)sin(22
4,74,6
3,73,6


M
M
 
In a general case, the weighting coefficients for any 
SVPWM are calculated according to the principle 
proposed in [44]. The SVPWM shown in Fig. 2b has 
several key advantages over the SVPWM shown in 
Fig. 2a. First of all, it has 15% larger fundamental 
harmonic component. Also, the calculation of the 
weighting coefficients is much easier. Therefore, the 
SVPWM is shown in Fig. 2b will be considered like a 
basic solution. 
 
III. SVPWM FOR SINGLE-PHASE IS-BASED INVERTER 
Fig. 3 shows a proposed space vector diagram for an 
IS-based Single-Phase 3L NPC inverter along with an 
example of the switching states distribution in each sector. 
The main goal of this approach lies in the generation of 
the optimal switching sequence in terms of minimum 
switching losses providing the output sinusoidal voltage. 
At the same time, it should be noted that only equally 
distributed ST generation is considered. Maximum boost 
control [22] may evoke oscillation in the IS network and 
is not feasible for practical implementation. This 
phenomenon has been shown and discussed in [48].  
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Fig. 3. Space voltage vector diagram for proposed SVPW for single-
phase 3L NPC IS inverter. 
 
The vector diagram is divided into eight sectors. It is 
different by additional ST vector VST, which is in a 
response for ST state generation. However, here in each 
sector, three weighting coefficients must be defined: two 
for general (closer located) vectors and one for the vector 
VST. The vector VST is used in each sector in order to 
achieve equally distributed ST generation. The weighting 
coefficient of VST is equal to ST duty cycle DST, 
determined by capacitor voltage regulator. Taking into 
account equally distributed ST states (τST=const) the 
weighting coefficients are defined as: 
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where Vj, Vj+1 are the space vectors used in sector i and 
V*=(1–τST)·M·Vdc sin(ϑ) is the reference vector. 
For example, in the sector VII, the output voltage is 
generated by vectors 2/3 dcj VVV 

 and 
dcj VVV  41

. The weighting coefficients are expressed 
from (2) as: 
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Here (5) V*Y is y axis projection of V* in relative units. 
The calculated weighting coefficients for all sectors are 
shown in Table III. The vector V* position and sector 
boundaries are detected by calculating the rotation angle ϑ 
value. 
One of the very important issues during generation of 
the sequence of the vector is balancing of the energy 
utilization from capacitors. It consists in the equal 
charging and discharging of the different capacitors of IS 
network. Fig. 4 shows two equivalent switching states of 
the vector V1 which generates the voltage equal to Vdc/2. 
In the first case (Fig. 4a) the charging current of 
capacitor C2 (iC2=iIN) is larger than the charging current of 
capacitor C3 (iC3=iIN – idc) and vice-versa in the second 
case (Fig. 4b). The principle of the balancing consists in 
equal utilization of the equivalent circuits shown in Fig. 4 
maintaining constant voltage across the capacitors. 
 
Fig. 4.Equivalent circuits of active states of the quasi-Z-Source NPC 
inverter. 
TABLE III. WEIGHTING COEFFICIENTS OF SVPWM FOR IS INVERTER (FIG. 3) 
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Fig. 5. Switching states sequences in the proposed SVPWM single-phase IS inverter. 
 
The switching states (SS) distribution is shown in 
Fig. 5. It can be noted that a switching state sequence of 
sectors III, IV and VII, VIII is the mirror image of sectors 
I, II and V, VI, respectively. Grey color means conducting 
semiconductor switches of the inverter. One of the direct 
criteria of the switching optimization is overall number of 
transistor commutation per switching cycle. In this case, 
the overall commutation number per switching cycle is 
12. It should be noticed, than in case of dropping 
modulation index less than 0.5, the sectors II, III, VI and 
VII will not be involved in the output voltage vector 
generation. It can be seen from Fig. 3. At the same time, 
the number of transistor commutation per switching cycle 
remains the same. It is explained by fact that all sectors 
have equal commutation number per switching cycle 
(Fig. 5). 
Summarizing above presented approach it includes 
calculation of the weighting coefficients of the vectors for 
each sector in order to provide sinusoidal waveform of the 
output voltage and select a proper switching sequence in 
order to provide constant voltage across capacitors along 
with minimum number of transistor switching. 
 
IV. MODIFIED SVPWM FOR SINGLE-PHASE IS-
BASED INVERTER  
Incomplete ST states are mentioned in several papers 
concerning three-phase systems with impedance networks 
[29], [30]. The feature of this state consists of 
asymmetrical ST application to one out of two networks. 
At the same time the voltage applied to the output is not 
equal to zero. The equivalent circuit of the additional ST 
state (1,S) for 3L NPC quasi-Z-Source inverter  is 
depicted in Fig. 6. It shows that only the lower part (IS2) 
of the quasi-Z-Source network corresponds to the ST 
state. Capacitor C3 is discharging and C2 is charging. 
D01
D03
D04
1
-1
0
A
B
VIN
C2
C3
iC2
iC3
iIN
S8S4
S3
S1
S2 S6
S5
S7
D02
Li
Cf
Lg
VOUT
iOUT
idc
C1
C4
L1 L2
L3 L4
D1
D2
IS1
IS2  
Fig. 6. Equivalent circuit of additional incomplete ST state (1,S) of the 
quasi-Z-Source NPC inverter. 
 
Additional switching states of incomplete ST can be 
implemented in order to reduce number of switching. In 
total, there are four incomplete ST states: (1,S), (S,-1), 
(S,1) and (-1,S). S denotes an incomplete short circuit 
when only three switches are opened in the inverter leg. 
Because of that switching period, both (1,S) and (S,-1) or 
(S,1) and (-1,S) states should be used during the switching 
period. Using only one incomplete ST switching state per 
switching period leads to a capacitor voltage unbalance. 
However, the voltage VAB at an incomplete ST state is 
Vdc/2. These additional states give additional flexibility in 
the output voltage vector generation. The weighting 
coefficients and sector boundaries are shown in Table IV. 
Fig. 7a shows a proposed space vector diagram for the 
modified SVPWM along with an example of the 
switching states distribution in each sector.  
 
Fig. 7. Space voltage vector diagram for proposed modified SVPWM 
for single-phase 3L NPC IS inverter (a) along with switching 
states sequences (b). 
 
The switching state sequences for the modified 
SVPWM are shown in Fig. 7b. Vectors VST1 and V1 are 
equal and co-directional, as well as VST3 and V3.  
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TABLE IV. WEIGHTING COEFFICIENTS OF MODIFIED SVPWM (FIG. 8) 
Weighting coefficients (τij) Sector boundaries 
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A switching state sequence of sectors IV-VII and X-XII 
is the mirror image of sectors I-III and VII-IX, 
respectively. The overall commutation number per 
switching period in sectors I, VI, VII, XII is 12. In all 
other sectors, the overall commutation number is 8. It can 
be seen that the commutation number in the modified 
SVPWM (Fig. 7b) is significantly reduced compared with 
SVPWM (Fig. 5). It corresponds to the 22% reduction of 
overall commutation number in case of M·=1. 
In advance, the quality of the energy transfer from the 
source to the load is also improved. 
If modulation index is lower, according to the Fig. 7a, the 
involvement of the sectors III, IV, IX and X will be 
reduced. The modulation index M·=(1–DST)·0.5 is a 
borderline value when these sectors can be used. Since 
these sectors have only 8 transistors switching, the overall 
commutation number will be increased. At the same time, 
it should be mentioned, that in proper designed inverters, 
the modulation index lower than 0.5 is not expected. It 
corresponds to the poor dc-link voltage utilization. 
1
0.8
0.6
0.4
0.2
τST=DS τij τi(j+1)
1
0.8
0.6
0.4
0.2
(c)
π/4 π/2 3π/4 π 5π/4 3π/2 7π/4 2π 0
π/4 π/2 3π/4 π 5π/4 3π/2 7π/4 2π 0
(a)
1
0.8
0.6
0.4
0.2
(b)
π/4 π/2 3π/4 π 5π/4 3π/2 7π/4 2π 0
 
Fig. 8. Graphical representation of the weighting coefficients of: 
(a) both SVPWM, M=1, DST=0; (b) the SVPWM, M=1, DST=0.2; 
(c) the modified SVPWM, M=1, DST=0.2. 
 
Finally, in graphical representation of the weighting 
coefficients is shown in Fig. 8. Fig. 8b and Fig. 8c 
illustrates the weighting coefficients for the case with ST 
duty cycle which is equal DST=0.2 and modulation index 
М=1 correspondently. From Fig. 3, 7 and Table III, IV it 
can be seen that boundaries of the sectors strictly depends 
on the amplitude of ST duty cycle.  However if M=1 and 
DST=0 both SVPWMs have equal weighted coefficients 
representation like in Fig. 8a. 
 
V. SIMULATION AND EXPERIMENTAL VERIFICATION  
In order to verify the proposed approaches and to 
demonstrate the feasibility of the practical 
implementation, a comprehensive simulation and 
experimental study was performed. The main goal was to 
compare the proposed SVPWM for single-phase IS 
networks with existing modulation techniques. The value 
of components and parameters of the chosen topology are 
presented in Table IV [15], [16]. 
 
TABLE IV.  COMPONENTS AND PARAMETERS OF 3L NPC QUASI-Z-
SOURCE INVERTER USED FOR EXPERIMENTS 
Input dc voltage VIN 240-450 V 
Output ac RMS voltage VOUT 230 V 
Nominal output power 1 kW 
Capacitance value of the capacitors C1 and C4 1 mF 
Capacitance value of the capacitors C2 and C3 0.4 mF 
Inductance value of the inductors L1... L4 240 µH 
Inverter side inductor filter LI 0.44 mH 
Output side inductor filter Lg 0.2 mH 
Capacitor filter Cf 0.47 µF 
Switching frequency f 120 - 240kHz 
Control Unit (FPGA) 
Cyclone IV 
EP4CE6E22C8 
Control Unit (MC) STM32F417ZET 
Transistors Driver Chip ACPL-H312 
Transistors S1... S8 IPW65R041CFD 
quasi-Z-Source and NPC diodes D1... D6 
C3D10065A SiC 
Shottky 
 
Fig. 9 shows the experimental setup. It consists of the 
inverter PCB board, a quasi-Z-Source board with external 
quasi-Z-Source inductors and output filters. The values of 
the passive components are shown in Table IV. Also, the 
control board is shown in Fig. 9. Table IV shows the 
values of passive elements along with types of selected 
semiconductors. It should be underlined that conventional 
Si MOSFET transistors from Infinion are selected. They 
belong to the family with very fast body diode and are 
adopted for inverter application. At the same time SiC 
diodes are selected as clamping diodes and diodes for 
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quasi-Z-source network. Any other types of diodes are not 
suitable for high switching frequency in IS based 
converters. 
Tektronix 
MDO4034B-3
3L NPC 
qZSI
Autotransformer
Load
Board with FPGA
Board with DSP
 
Fig. 9. Photo of the experimental setup along with the control board. 
 
All the measurements were made by the digital 
oscilloscope Tektronix MDO4034B-3, current probes 
Tektronix TCP0150, and voltage probes Tektronix TPA-
BNC. Fig. 9 shows a zoomed picture of the control board. 
It was specially designed for this application. The control 
system consists of two boards based on a combination of 
the low cost Field-Programmable Gate Array (FPGA) and 
Microcontroller (MC) with Floating-point Unit (FPU). 
The bottom side board has a low cost FPGA from Altera 
Cyclone IV EP4CE6E22C8. The upper side board has 
MC STM32F417ZET correspondingly. Each of these 
parts can work independently and communicate through 
Serial Peripheral Interface (SPI). Such combination 
provides an effective performance of any complex 
control. 
Fig. 10 shows the diagram of the calculation sequence 
of the SVPWM techniques. First of all it can be seen that 
calculation is distributed between MC and FPGA. The 
reference sinusoidal voltage VREF is the input signal for 
MC. This signal is derived from another block that is not 
topic of discussion of this paper. The ST duty cycle DS is 
derived from other control unit as well. 
 
 
 
Fig. 10. Diagram of the calculation sequence of the SVPWM. 
 
According to the phase and amplitude of the reference 
sinusoidal voltage MC defines the sector number along 
with weighting coefficient of the vectors. The FPGA is a 
suitable tool to realize a very high PWM switching 
frequency. The switching state selection that is realized in 
the FPGA requires no powerful computing resources. 
FPGA based on received weighting coefficient and sector 
number defines the switching states of transistors. It 
should be noted that final switching frequency can be 
much higher than frequency of data exchange between 
MC and FPGA. The switching frequency is defined by 
carrier signal in FPGA. 
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Fig. 11.Simulation results of SPWM (a), (d) proposed SVPWM modulation technique (b), (e) and modified SVPWM (c), (f). 
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As a result, the control system described above can 
provide the proposed SVPWM with very high switching 
frequency and good resolution. At the same time, this 
control board contains a low cost FPGA and MC that 
makes it economically viable. In this particular case the 
switching frequency was reconfigured from 120 kHz till 
240 kHz while data exchange frequency was constant 15 
kHz. 
The modulation technique described above [49] was 
selected as a reference for our comparison. Fig. 11 shows 
the simulation waveforms. The input voltage is equal to 
300 V with DS=0.2, output power is about 400 W. The 
average voltage across capacitors is 400V while the RMS 
value of output voltage is 230 V. It corresponds to the 
modulation index M=0.8. Simple resistor is used as a 
load. Fig. 11a,d illustrate the simulation results with the 
reference SPWM. At the same time, Fig. 11b,f show the 
results demonstrated with the proposed SVPWM. Finally, 
Fig. 11c,g show the proposed modified SVPWM. The dc-
link voltage shape Vdc of the modified SVPWM differs 
from other modulations. Incomplete ST states correspond 
to the half of dc-link voltage. 
It can be seen that, all the methods provide a stable 
voltage across the capacitors and Total Harmonic 
Distortion (THD) of the output current is very close. At 
the same time in case of modified SVPWM technique the 
THD of the output voltage before filter is lower which in 
turns provides lower THD of the output current. Modified 
solution has 43% compare to 67% in SVPWM and PWM 
approaches. It is explained by reduced amount of zero 
states in dc-ink voltage. 
 Fig. 12 shows experimental results for SPWM and 
both SVPWM techniques for fundamental cycle. It shows 
the dc-link voltage waveform, capacitor voltage along 
with input current waveforms. First of all this figure 
shows ability to work at very high switching frequency 
(240 kHz). Peak value of the input current is about 3 A, 
average value twice lower. Despite the very high 
switching frequency noise presence it can be seen that 
experimental results are in good correspondence with the 
simulation results. In case of modified SVPWM 
(Fig. 12c) the dc-link voltage is different due to the 
presence of incomplete ST states. 
Fig. 13 shows experimental results for only modified 
SVPWM technique for fundamental (Fig. 13a) and 
switching cycles (Fig. 13b and Fig. 13c) with the same 
load condition (400 W). The output current along with 
capacitor voltage is shown in Fig. 13a. It shows that 
output current waveform is sinusoidal and is with good 
agreement with simulation results. Incomplete ST states 
are utilized and provides transient between neighbor 
states with minimum transistor switching. Fig. 13b shows 
the switching cycle when incomplete and full ST states 
are implemented, while only incomplete ST states 
generation is demonstrated in Fig. 13c. The input current 
for switching cycles is demonstrated as well. Because of 
very high switching frequency the ripple of the input 
current is very small. 
To demonstrate difference between techniques, the 
number of switching transients (times) in one switching 
cycle (defined at 50 Hz) was analyzed. These numbers are 
related to the switching losses represented in Fig. 14 for 
each modulation technique (Ds is larger than 0). From 
[49] it is clear that to provide the same ST switching 
frequency, the carrier signal of the proposed SVPWMs 
must have the double switching frequency. 
Even at double frequency, in the proposed modified 
SVPWM, the switching states are much more reduced 
than in the special carrier-based SPWM. At the same 
time, the overall switching numbers in the proposed 
SVPWM are approximately the same as in the special 
carrier-based PWM. The advantage of the SVPWM over 
the SPWM is in the switching stress between the 
transistors that are more equally distributed. 
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Fig. 12.Experimental results with dc-link voltage, capacitor voltage and input current: SPWM (a), SVPWM (b and modified SVPWM (c). 
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Fig. 13.Experimental results of modified SVPWM: fundamental cycle (a), switching cycle (b) and (c). 
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Fig. 14. Number of switching transients in one switching cycle. SPWM 
modulation technique versus the proposed SVPWM techniques. 
 
In conclusion, it can be predicted that the modified 
SVPWM will have lower switching losses. In order to verify 
this prediction, several tests with different switching 
frequencies and level of power are performed. Fig. 15a shows 
the efficiency dependence versus the switching frequency 
while Fig. 15b shows the efficiency dependence versus the 
output power with the same input voltage (300 V) and constant 
ST duty cycle Ds=0.2. 
 
(a) 
 
(b) 
Fig. 15.Experimental efficiency versus switching frequency for the different 
SVPWM techniques for a single-phase IS inverter (a) and efficiency versus 
output power with switching frequency 240 kHz (b). 
 
It can be seen that the efficiency in the case of the SPWM 
is significantly reduced by increasing the switching frequency. 
A similar effect can be observed for the SVPWM and the 
modified SVPWM. At the same time, it can be seen that the 
level of incline is different. It means that the level of switching 
losses in the case of both SVPWMs is lower, in particular in 
the case of the modified solution. Also, it is evident that in the 
modified SVPWM, conduction losses are higher. As a result, 
the overall efficiency is lower at relatively low switching 
frequency, and significantly better at high switching frequency. 
Similar effect can be observed with power increasing. There is 
some optimal point with the best efficiency, further power 
increasing will lead to efficiency decreasing. 
 
VI. CONCLUSIONS  
This paper has presented novel SVPWM strategies for the 
single-phase 3L buck-boost full-bridge NPC inverter coupled 
with IS network. The proposed approach has a minimum 
number of switching and, as a result, the improved 
performance is demonstrated in terms of switching losses 
reduction. The output voltage quality is not worse compared 
with the traditional PWM strategies. Finally, the switching 
losses are equally distributed among transistors. Also, the 
proposed solutions have balanced utilization of all capacitors 
of the IS network which remains voltage across capacitors 
stable. 
It should be noticed, that as any SVM technique, more 
complex calculation compare to the PWM is required. The 
main drawback of the proposed technique consists in the 
increased conduction losses due to the utilizing only single leg 
of the full-bridge NPC converter during ST generation. It 
belongs mostly to the MOSFET transistors, where losses are 
proportional to the drain-source resistance. Because of that, 
such approach can be recommended for inverters realized by 
MOSFET transistor with very high switching frequency, where 
switching losses dominates over conduction losses. Another 
application can be based on IGBT transistors, where switching 
losses decreasing will allow increasing switching frequency.  
Theoretical claims are verified by means of simulation and 
experimental study. 
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